


1/25

FIG. 1



2/25

FIG. 2A




FIG. 2B




FIG. 2C






FIG. 2D




3/25

FIG. 3




4/25

FIG. 4




5/25

FIG. 5



6/25

FIG. 6



7/25

FIG. 7




FIG. 8

CELL NAME	PEAK VALUE	DELAY VARIATION AMOUNT PER POWER NOISE INPUT TIMING				
		-20	-10	0	+10	+20
NAND1	10	0	-3	-5	-3	0
NAND1	5	0	-1	-3	-1	0
NAND1	-5	0	+1	+3	+1	0
NAND1	-10	0	+3	+5	+3	0
⋮	⋮	⋮	⋮	⋮	⋮	⋮

8/25

FIG. 9A




FIG. 9B





FIG. 10



9/25

FIG. 11A




FIG. 11B






FIG. 11C




10/25

FIG. 12



11/25

FIG. 13



12/25

FIG. 14




FIG. 15






FIG. 16




13/25

FIG. 17




14/25

FIG. 18



15/25

FIG. 19



16/25

FIG. 20






FIG. 21



18/25

FIG. 22



19/25

FIG. 23




FIG. 24




FIG. 25





FIG. 26



21/25

FIG. 27





FIG. 28



22/25

FIG. 29





FIG. 30



24/25

FIG. 33





FIG. 34







FIG. 37

